[1]Preskill J.Quantum Computing in the NISQ era and beyondQuantum,2018,2: 79.[J].Quantum, 2018, 2(1):-[J].Quantum,2018,2(1):79-82
[2]Shor, P.W.: Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computerSIAM REV41(2),303–332 (1999)[J].SIAM REV, 1999, 41(2):303-332
[3]Grover, Lov K.A fast quantum mechanical algorithm for database searchIn: Proceedings of the twenty-eighth annual ACM symposium on Theory of computing,212–219 (1996)[J].STOC ' 96: Proceedings of the twenty-eighth annual ACM symposium on Theory of Computing, 1996, 12(3):-[J].STOC ' 96: Proceedings of the twenty-eighth annual ACM symposium on Theory of Computing,1996,12(3):212-219
[4]Peruzzo, A.McClean,J,Shadbolt,P.,Yung,M.,Zhou,X.,Love P.,et al.: A variational eigenvalue solver on a photonic quantum processor[J].Nat. Commun.Nature Communications, 2014, 4213(5):121-134
[5]Zhu, G.Cross,A: Hardware-aware approach for fault-tolerant quantum computationhttps:www.ibm.comblogsresea-[J].IEEE Transactions on Quantum Engineering, 2020, 1(1):1-14
[6] Hsu, J.: CES 2018: Intel’s 49-qubit chip shoots for quantum supremacy. https://spectrum.ieee.org/tech-talk/computing/hardware/intels-49qubit-chip-aims-for-quantum-supremacy. Accessed 2 March 2021.
[7]Reagor, M.Osborn,CB.,Tezak,N.,Staley,A.,Prawiroatmodjo,G.,Scheer,M.,et al.: Demonstration of universal parametric entangling gates on a multi-qubit lattice[J].Science advances, 2018, 4(2):62-77
[8]Balance, C.J.,Harty,TP.,Linke,N.M.,Sepiol,M.A.,Lucas,D.M.: High-fidelity quantum logic gates using trapped-ion hyperfine qubits[J].Physical review letters, 2016, 117(6):-
[9]Cheng Xueyun, Guan Zhijin.Linear nearest neighbor quantum circuit synthesis based on valid Boolean matrix[J].量子电子学报, 2016, 33(6):743-750
[10]Patel, K.N.,Markov,IL.,Hayes,J.P.: Optimal synthesis of linear reversible circuits[J].Quantum Inf. Comput, 2008, 8(3):282-294
[11]Kissinger A, de Griend A M.CNOT circuit extraction for topologically-constrained quantum memories[J]. arXiv prep.[J].rXiv:1904.00633, 2019, 12(4).
[12]Zhu, P.Cheng,X,Guan,Z.: An exact qubit allocation approach for NISQ architectures[J].Quantum Inf. Process. 19(11) (2020)[J].Quantum Inf. Process, 2020, 19(11):1-21
[13]Zulehner, A.Paler,A,Wille,R.: An efficient methodology for mapping quantum circuits to the IBM QX architecture. IEEE Trans. on CAD of Integrated Circuits and Systems. 38(7): 1226-1236 (2019)[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 38(7):1226-1236
[14]Niu S, Suau A, Staffelbach G, et al.A Hardware-Aware Heuristic for the Qubit Mapping Problem in the NISQ EraIEEE Transactions on Quantum Engineering,2020,1: 1-14.[J].IEEE Transactions on Quantum Engineering, 2020, 1(1):1-14
[15] Schaeffer B, Perkowski M.Linear reversible circuit synthesis in the linear nearest-neighbor model[C]//2012 IEEE 42nd International Symposium on Multiple-Valued Logic. IEEE, 2012: 157-160.
|