[1] Su Xiaoqin, Guo Guangcan. Quantum communication and quantum computation [J]. Chinese Journal of Quantum Electronics (量子电子学报), 2004, 21(6) : 706-718 (in Chinese)
[2] Richard P. Feynman. Simulating physics with computers [J]. International Journal of Theoretical Physical, 1982, 21(6) : 467-488.
[3] Deutsch D. Quantum theory, the Church-Turing principle and the universal quantum computer [J]. Proc. Of Roy. Soc. Lon. A, 1985, 400: 97-117
[4] Maslov D, Dueck G W, Miller D M. Quantum circuit simplification and level compaction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(3): 436-44.
[5] Wang Youren, Huang Yuanyuan, Feng Ran, et al. Evolutionary Design Technology of Quantum Reversible Logic Circuit Based on Matrix Coding[J]. Acta Electronica Sinica(电子学报), 2011, 39(11) :2576-2582 (in Chinese).
[6] Lv Hongjun, Yue liang, Han Liangshun et al. Quantum reversible logic circuits synthesis based on genetic algorithm [J]. Chinese Journal of Quantum Electronics (量子电子学报), 2011, 28(5):596-604 (in Chinese).
[7] Majid M, Mohammad E. On figures of merit in reversible and quantum logic designs [J]. Quantum Information Processing, 2009, 8(4): 297-318
[8] Lv Hongjun, Lin Hualin, Xie Guangjun. A novel quantum boolean circuit synthesis method using matrix elementary transformations [J]. Chinese Journal of Quantum Electronics (量子电子学报), 2011, 28(5):587-595 (in Chinese).
[9] Lv Hongjun, Du Kankanm, Gao Dan, et al. Design and optimization of quantum error-correction circuit with module [J]. Chinese Journal of Quantum Electronics (量子电子学报), 2010, 27(6) : 700-704 (in Chinese).
[10] DILIP P, LALA P K, DI J, et al. Reversible-logic design with online testability [J]. IEEE Transactions on Instrumentation and Measurement, 2006, 55(2): 406-414.
[11] Wille R, Daniel G, Stefan F, et al. Debugging reversible circuits[J]. INTEGRATION, the VLSI journal,2010, 44(1),51-61.
[12] MAHAMMAD S N, VEEZHINATHAN K. Constructing online testable circuits using reversible logic [J]. IEEE Transactions on Instrumentation and Measurement, 2010, 59(1): 101-109.
[13] Feng Ran, Wang Youren, Chen Yan et al. Online error detection method for quantum reversible logic circuits [J]. Chinese Journal of Scientific Instrument (仪器仪表学报). 2010, 30(11) : 2534-2541 (in Chinese).
[14] Islam M S, Rahman M M, Bequm Z, et al. Fault Tolerant Reversible Logic Synthesis: Carry Look-Ahead and Carry-Skip Adders [C]. Proceeding of 2009 International Conference on Advances in Computational Tools for Engineering Applications, Beirut, Lebanon, 2009. 396-401 |